Single Channel Operational Amplifier

LM321

LM321 is a general purpose, single channel op amp with internal compensation and a true differential input stage. This op amp features a wide supply voltage ranging from 3 V to 32 V for single supplies and ± 1.5 to ± 16 V for split supplies, suiting a variety of applications. LM321 is unity gain stable even with large capacitive loads up to 1.5 nF. LM321 is available in a space-saving TSOP-5/SOT23-5 package.

Features

- Wide Supply Voltage Range: 3 V to 32 V
- Short Circuit Protected Outputs
- True Differential Input Stage
- Low Input Bias Currents
- Internally Compensated
- Single and Split Supply Operation
- Unity Gain Stable with 1.5 nF Capacitive Load
- This Device is Pb-Free, Halogen Free/BFR Free and is RoHS Compliant

الكترونيك

Typical Applications

- Gain Stage
- Active Filter
- Signal Processing




ON Semiconductor®

www.onsemi.com







MARKING DIAGRAM



ADY = Specific Device Code

- A = Assembly Location
- Y = Year W = Work
- W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
LM321SN3T1G	TSOP-5 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

44

1

Table 1. ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature, unless otherwise stated)

Parameter	Rating	Unit
Supply Voltage	36	V
INPUT AND OUTPUT PINS		
Input Voltage	V _{EE} – 0.3 to 32	V
Input Current	±10	mA
Output Short Circuit Duration (Note 1)	Continuous	
TEMPERATURE		
Operating Temperature	-40 to +125	°C
Storage Temperature	-65 to +150	°C
Junction Temperature	-65 to +150	°C
ESD RATINGS (Note 2)		
Human Body Model (HBM)	200	V
Charged Device Model (CDM)	800	V
Machine Model (MM)	100	V
OTHER RATINGS		
Latch-Up Current (Note 3)	100	mA
MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Short circuits can cause excessive heating and eventual destruction.

 This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per JEDEC standard: JESD22-A114 ESD Machine Model tested per JEDEC standard: JESD22-A115

Latch-up Current tested per JEDEC standard: JESD78

Table 2. THERMAL INFORMATION (Note 4)

Parameter	Symbol	Package	Value	Unit
Junction to Ambient	θ_{JA}	TSOP-5/SOT23-5	235	°C/W

4. As mounted on an 80 × 80 × 1.5 mm FR4 PCB with 650 mm² and 2 oz (0.034 mm) thick copper heat spreader. Following JEDEC JESD/EIA 51.1, 51.2, 51.3 test guidelines.

Table 3. RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Range	Unit
Supply Voltage (V _{CC} - V _{EE})	Vs	3 to 32	V
Specified Operating Range	T _A	-40 to 85	°C
Common Mode Input Voltage Range	V _{CM}	V _{EE} to V _{CC} -1.7	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.



Table 4. ELECTRICAL CHARACTERISTICS – $V_S = 5 V$

(At $T_A = +25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to mid-supply, $V_{CM} = V_{OUT}$ = mid-supply, unless otherwise noted. **Boldface** limits apply over the specified temperature range, $T_A = -40^{\circ}$ C to 85°C, guaranteed by characterization and/or design.)

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
INPUT CHARACTERISTICS			•			
Offset Voltage	V _{OS}	$V_{S} = 5 V, V_{CM} = V_{EE} \text{ to } V_{CC} - 1.7 V$ $T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$		0.3 -	7 9	mV
Offset Voltage Drift vs Temp	$\Delta V_{OS} / \Delta T$	$T_A = -40^{\circ}C$ to $85^{\circ}C$	-	7	-	μV/°C
Input Bias Current	I _{IB}	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to $85^{\circ}C$		-10 -	_ -500	nA
Input Offset Current	I _{OS}	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to $85^{\circ}C$	-	1 -	_ 150	nA
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{EE}$ to $V_{CC} - 1.7$ V	65	85	-	dB
Input Resistance	R _{IN}	Differential Common Mode	-	85 300		GΩ
Input Capacitance	C _{IN}	Differential Common Mode		0.6 1.6		pF
OUTPUT CHARACTERISTICS						
Open Loop Voltage Gain	A _{VOL}		-	100	-	dB
Open Loop Output Impedance	Z _{OUT_OL}	f = UGBW, I _O = 0 mA	-	1,200	-	Ω
Output Voltage High	V _{OH}	$R_L = 2 k\Omega$ to V_{EE} $R_L = 10 k\Omega$ to V_{EE}	V _{CC} -1.8 V _{CC} -1.8	V _{CC} -1.4 V _{CC} -1.4		V
Output Voltage Low	V _{OL}	R_L = 10 k Ω to V _{CC}	-	V _{EE} +0.8	V _{EE} +1.0	V
Output Current Capability	Ι _Ο	Sinking Current $V_S = 5 V$ $V_S = 15 V$	10 10	20 20	- -	mA
Output Current Capability	IO	Sourcing Current $V_S = 5 V$ $V_S = 15 V$	20 20	40 40		mA
Capacitive Load Drive	CL	Phase Margin = 15°	-	1,500	-	pF
NOISE PERFORMANCE						
Voltage Noise Density	e _N	f _{IN} = 1 kHz	-	40	-	nV/√Hz
DYNAMIC PERFORMANCE						
Gain Bandwidth Product	GBWP	$C_L = 25 \text{ pF}, \text{ R}_L \text{ to } \text{V}_{CC}$	-	750	-	kHz
Gain Margin	A _M	$C_L = 25 \text{ pF}, \text{ R}_L \text{ to } \text{V}_{CC}$	-	14	-	dB
Phase Margin	α _M	$C_L = 25 \text{ pF}, \text{ R}_L \text{ to } \text{V}_{CC}$	-	60	-	0
Slew Rate	SR	$C_L = 25 \text{ pF, } R_L = \infty$	-	0.3	-	V/µs
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _S = 5 V to 32 V	62	100	-	dB
Quiescent Current	Ι _Q	No Load	_	0.25	0.5	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



Table 5. ELECTRICAL CHARACTERISTICS – $V_S = 32 V$


(At $T_A = +25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to mid-supply, $V_{CM} = V_{OUT}$ = mid-supply, unless otherwise noted. **Boldface** limits apply over the specified temperature range, $T_A = -40^{\circ}$ C to 85°C, guaranteed by characterization and/or design.)


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						•
Offset Voltage	V _{OS}			0.3 -	7 9	mV
Offset Voltage Drift vs Temp	$\Delta V_{OS} / \Delta T$	T _A =40°C to 85°C	-	7	-	μV/°C
Common Mode Rejection Ratio	CMRR	V_{CM} = V_{EE} to V_{CC} – 1.7 V	-	100	-	dB
OUTPUT CHARACTERISTICS						
Open Loop Voltage Gain	A _{VOL}	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	84	100 -		dB
Open Loop Output Impedance	Z _{OUT_OL}	f = UGBW, I _O = 0 mA	-	2,000	-	Ω
Output Voltage High	V _{OH}	$R_L = 2 k\Omega$ to V _{EE} $R_L = 10 k\Omega$ to V _{EE}	V _{CC} -2.5 V _{CC} -2.5	V _{CC} -2.0 V _{CC} -1.5		V
Output Voltage Low	V _{OL}	$R_L = 10 \text{ k}\Omega$ to V_{CC}	-	V _{EE} +1.0	V _{EE} +1.5	V
Capacitive Load Drive	CL	Phase Margin = 15°	-	1,500	-	pF
NOISE PERFORMANCE						
Voltage Noise Density	e _N	f _{IN} = 1 kHz	-	40	-	nV/√Hz
Total Harmonic Distortion + Noise	THD+N	V_{S} = 30 V, f_{IN} = 1 kHz, R_{L} to V_{CC}	-	0.02	_	%
DYNAMIC PERFORMANCE				•	•	
Gain Bandwidth Product	GBWP	$C_L = 25 \text{ pF}, \text{ R}_L \text{ to } \text{V}_{CC}$	-	900	-	kHz
Gain Margin	A _M	$C_L = 25 \text{ pF}, \text{ R}_L \text{ to } \text{V}_{CC}$	-	18	-	dB
Phase Margin	α _M	$C_L = 25 \text{ pF}, \text{ R}_L \text{ to } \text{V}_{CC}$	-	66	-	0
Slew Rate	SR	$C_L = 25 \text{ pF}, R_L = \infty$	-	0.4	-	V/μs
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _S = 5 V to 32 V	62	100	_	dB
Quiescent Current	IQ	No Load, V _S = 32 V	-	0.3	1.2	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



TYPICAL CHARACTERISTICS








Figure 3. Inverting Large Signal Step Response





Figure 5. Phase Margin vs. Load Capacitance

Figure 2. CMRR vs. Frequency








Figure 6. Voltage Noise Density vs. Frequency

TYPICAL CHARACTERISTICS








Figure 7. THD+N vs. Frequency












Figure 8. Quiescent Current vs. Temperature








Figure 10. Input Offset Voltage vs. Common Mode Voltage at 5 V Supply





TYPICAL CHARACTERISTICS










Figure 15. High Level Output Voltage Swing vs. Output Current at 5 V Supply








Figure 14. Low Level Output Voltage Swing vs. Output Current at 3 V Supply






Figure 16. Low Level Output Voltage Swing vs. Output Current at 5 V Supply





APPLICATION INFORMATION

CIRCUIT DESCRIPTION

The LM321 is made using two internally compensated, two-stage operational amplifiers. The first stage of each consists of differential input devices Q20 and Q18 with input buffer transistors Q21 and Q17 and the differential to single ended converter Q3 and Q4. The first stage performs not only the first stage gain function but also performs the level shifting and transconductance reduction functions. By reducing the transconductance, a smaller compensation capacitor (only 5.0 pF) can be employed, thus saving chip area. The transconductance reduction is accomplished by splitting the collectors of Q20 and Q18. Another feature of this input stage is that the input common mode range can include the negative supply or ground, in single supply operation, without saturating either the input devices or the differential to single–ended converter. The second stage consists of a standard current source load amplifier stage.

Each amplifier is biased from an internal-voltage regulator which has a low temperature coefficient thus giving each amplifier good temperature characteristics as well as excellent power supply rejection.






Figure 19. LM321 Representative Schematic Diagram









DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped
NEW STANDARD:		"CONTROLLED COPY" in red.
DESCRIPTION:	TSOP-5	PAGE 1 OF 2





PAGE 2 OF 2


-		
ISSUE	REVISION	DATE
0	INITIATED NEW MECHANICAL OUTLINE #483. REQ BY WL CHIN/L. RENNICK.	28 OCT 1998
A	UPDATE OUTLINE DRAWING TO CORRECT DIN "C" (SHOULD BE FROM TIP OF LID TO TOP OF PKG). DIM IN TABLE INCORRECTLY LISTED TO G, F TO H, H TO J, N TO L & R TO M. REQ BY F. PADILLA	13 NOV 1998
В	CHANGE OF LEGAL ONWERSHIP FROM MOTOROLA TO ON SEMICONDUC- TOR. REQ BY A. GARLINGTON	20 APR 2001
С	ADDED NOTE "4". REQ BY S. RIGGS	27 JUN 2003
D	ADDED FOOTPRINT INFORMATION. UPDATED MARKING. REQ. BY D. JOERSZ	07 APR 2005
Е	CHANGED DEVICE MARKING FROM AWW TO AYW. REQ. BY J. MANES.	14 SEP 2005
F	UPDATED DRAWINGS TO LATEST JEDEC STANDARDS. ADDED NOTE 5. REQ. BY T. GURNETT.	07 JUN 2006
G	ADDED MARKING DIAGRAM FOR IC OPTION. REQ. BY J. MILLER.	21 FEB 2007
Н	CORRECTED MARKING DIAGRAM ERROR BY REVERSING ANALOG AND DISCRETE LABELS. REQ. BY GK SUA.	18 MAY 2007
J	CHANGED NOTE 4. REQ. BY A. GARLINGTON.	13 MAR 2013
К	REMOVED DIMENSION L AND ADDED DATUMS A AND B TO TOP VIEW. REQ. BY A. GARLINGTON.	19 APR 2013
L	REMOVED -02 FROM CASE CODE VARIANT. REQ. BY N. CALZADA.	23 SEP 2015
М	CHANGED DIMENSIONS A & B FROM BASIC TO MIN AND MAX VALUES. REQ. BY A. GARLINGTON.	17 MAY 2016



ON Semiconductor and we registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, subsidiaries, stibicating, stibutors harmless against all claims, costs, damages, and expenses, and reasonable atorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized applicable copyright laws and is not for ersale in any mannet.

••

••



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor are not designed, intended, or authorized for implantation in the human body. Should Buyer purchase or use ON Semiconductor hy such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such u

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative